

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/893,160	06/27/2001	Gerald Friese	00 P 7563 US 01 (8055-83	4594
Frank Chau F. Chau & Associates, LLP			EXAMINER	
			SONG, MATTHEW J	
1900 Hempstea East Meadow,	nd Turnpike Suite 501		ART UNIT	PAPER NUMBER
East Meadow,	N1 11554		1765	
			DATE MAILED: 11/23/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/893,160	FRIESE, GERALD				
Office Action Summary	Examiner	Art Unit				
	Matthew J Song	1765				
The MAILING DATE of this communic Period for Reply	ation appears on the cover sheet with	the correspondence address				
A SHORTENED STATUTORY PERIOD FO THE MAILING DATE OF THIS COMMUNIC  - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this commun  - If the period for reply specified above is less than thirty (30)  - If NO period for reply is specified above, the maximum statu  - Failure to reply within the set or extended period for reply will Any reply received by the Office later than three months afte earned patent term adjustment. See 37 CFR 1.704(b).	A HON.  37 CFR 1.136(a). In no event, however, may a reply incation.  days, a reply within the statutory minimum of thirty (3 totry period will apply and will expire SIX (6) MONTH.	y be timely filed 30) days will be considered timely. S from the mailing date of this communication.				
Status						
1) Responsive to communication(s) filed	on 26 August 2004					
	Pa) ☐ This action is <b>FINAL</b> . 2b) ☐ This action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims	· •	, , , , , , , , , , , , , , , , , , , ,				
4) ☐ Claim(s) 1-23 is/are pending in the approach 4a) Of the above claim(s) is/are 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-23 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction	withdrawn from consideration.					
Application Papers						
9)☐ The specification is objected to by the E	xaminer.					
10)☐ The drawing(s) filed on is/are: a)	)☐ accepted or b)☐ objected to by t	he Examiner				
Applicant may not request that any objection	n to the drawing(s) be held in abeyance.	See 37 CFR 1.85(a).				
Replacement drawing sheet(s) including the	correction is required if the drawing(s) is	s objected to See 37 CFR 1 121(d)				
11)☐ The oath or declaration is objected to by	the Examiner. Note the attached Of	fice Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for a) All b) Some * c) None of:  1. Certified copies of the priority doc 2. Certified copies of the priority doc 3. Copies of the certified copies of the application from the International  * See the attached detailed Office action for	cuments have been received. cuments have been received in Applic he priority documents have been rece Bureau (PCT Rule 17.2(a)).	cation No eived in this National Stage				
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-9	4) 🔲 Interview Summ Paper No(s)/Mai	ary (PTO-413)				
B) Information Disclosure Statement(s) (PTO-1449 or PTO) Paper No(s)/Mail Date		al Patent Application (PTO-152)				

Art Unit: 1765

#### **DETAILED ACTION**

### Claim Objections

1. Claim 1 is objected to because of the following informalities: Claim 1 recites, "A semiconductor IC (integrated circuit) chip, A semiconductor IC (integrated circuit) chip, comprising" in lines 1-3. Removal of the redundant phase is required. Appropriate correction is required.

### Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1 and 6-8 are rejected under 35 U.S.C. 102(e) as being anticipated by Kim et al (US 6,159,826).

Kim et al discloses a conductive, metal line **52a** of an internal circuit (col 2, ln 5-10 and col 3, ln 35-36), this reads on applicant's metal layer. Kim et al also discloses a conductive region **55** fills a via hole formed in a first insulating layer **53**, where the first insulating layer reads on applicant's dielectric and the conductive region reads on applicant's interconnect. Kim et al also discloses a bond pad **56** having a first portion **56a** disposed over the metal layer and the interconnect, and a second portion **56b** disposed

Art Unit: 1765

over the dielectric layer (col 3, ln 45-55 and Fig 5). Kim et al also discloses a first portion including a bond pad 36 for providing an attachment point for a connection (col 1, ln 20-35) and a second portion including a probing pad 38 for contact with a probe 60 (col 3, ln 45-67). Kim et al also discloses a second insulating layer 57, this reads on applicant's passivation layer, from on the first insulating layer 53 and the first portion 56a and the second portion 56b are exposed out the second insulating layer, this reads on applicant's passivation layer includes a first opening and a second opening.

Referring to claim 1, Kim et al discloses a probe pad area 56b, which is separated from the bond pad area 56a by an insulating layer 57 (Fig 5), this reads on applicant's bond area is separated from the probe area. Kim et al also discloses the probe pad area 56b does not overlie the metal line 52a and overlies an insulating layer 53 (Fig 5), this reads on applicant's second portion is disposed over the dielectric layer and offset from the metal line.

Referring to claim 8, Kim et al discloses a separate probe area and bond area.

However, the bond area can inherently be used as a probe area, note page 3 of the instant specification; therefore the bond area opening inherently includes a probe area.

## Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 1765

5. Claims 1, 3, 4, 6, 7, 10, 12, 15, 16, and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al (US 6,159,826) in view of Yoshioka (US 5,357,136).

Kim et al discloses all of the limitations of claim 4, as discussed previously, except a barrier layer disposed between the interconnect and the metal layer to prevent diffusion therebetween.

In a method of making a semiconductor device with a bond pad region, note entire reference, Yoshioka teaches a metal layer 15 formed of a refractory metal (col 4, ln 45-50), an interconnect 19 formed through a oxide insulator, which may contain phosphorus or boron 14 connecting to the metal layer (col 4, ln 55-60), and a bond pad 30 (col 4, ln 15-25 and col 5, ln 20-25). Yoshioka also teaches the barrier metal layer may consist of TiN, TiW, or W (col 4, ln 1-10). Yoshioka also teaches a barrier metal layer serves to prevent solid phase epitaxy in the opening of an integrated circuit device employing a conductive pattern (col 1, ln 30-40). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Kim et al by employing the barrier metal layer taught by Yoshioka to prevent solid phase epitaxy ('136 col 1, ln 30-40).

6. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al (US 6,159,826) as applied to claim 1 above, and further in view of Cheung et al (US 5,785,236) or Zawaideh (US 5,877,557).

Kim et al teaches all of the limitations of claim 1, as discussed previously, except the bond pad include aluminum.

Art Unit: 1765

In a method of wire bonding for integrated circuits, note entire reference, Cheung et al teaches a metal interconnect formed over an integrated circuit structure, forming an aluminum pad over the metal interconnect and bonding a metal wire to the aluminum pad (col 2, ln 50 to col 3, ln 5). Cheung et al also teaches a layer of conventional aluminum is patterned to form at least one aluminum pad (col 3, ln 40-55). Cheung et al also teaches an insulating layer or passivating layer is formed on the aluminum pad and patterned to expose the surface of the pad (col 3, ln 56-67). Cheung et al also teaches wire bonding to the pad (col 4, ln 10-25). Cheung et al also teaches bonding pad openings are formed in a passivation layer (col 3, ln 60-67). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Kim et al by using the aluminum pad taught by Cheung et al because the selection of a known material based on its suitability for its intended use is held to be obvious (MPEP 2144.07).

In a method of making a semiconductor device, note entire reference, Zawaideh teaches aluminum is often used as a conductive metal in semiconductor devices (col 1, ln 10-15) and aluminum is used in integrated circuits to form aluminum plugs, aluminum interconnects, aluminum bonding pads and other such structures (col 2, ln 15-20). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Kim et al by using the aluminum pad taught by Zawaideh because the selection of a known material based on its suitability for its intended use is held to be obvious (MPEP 2144.07).

Art Unit: 1765

7. Claims 3 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al (US 6,159,826) as applied to claim 1 above, and further in view of Wood et al (US 6,107,122).

Kim et al teaches all of the limitations of claim 5, as discussed previously, except the bond pad has a thickness of less than 2 microns.

In a method of making a semiconductor device, note entire reference, Wood et al teaches typical aluminum bond pads having a thickness of from 1.0 to 1.5  $\mu$ m (col 5, ln 25-26). Wood et al also teaches electrodes can comprise thin film aluminum bond pads in electrical communication with integrated circuits (col 5, ln 15-30). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Kim et al by using the aluminum pad with a thickness of 1.0 to 1.5  $\mu$ m taught by Wood et al because the thickness is conventionally used in the art for bonding pads.

Referring to claim 5, the combination of Kim et al and Wood et al teaches a bond pad thickness of 1.0-1.5 µm. Overlapping ranges are held to be obvious (MPEP 2144.05).

8. Claims 2-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al (US 6,159,826) as applied to claim 1 above, and further in view of Admission (Applicant's admitted prior art).

Kim et al teaches all of the limitations of claim 2, as discussed previously, except the metal layer includes copper.

In applicant's admitted prior art, Admission teaches copper metallizations are employed due to their high conductivities and aluminum is used as cap. Admission also teaches copper metallization for metal lines and an aluminum bond pad. Admission also

Art Unit: 1765

teaches a diffusion barrier, which may include Ta or TaN is deposited between the copper and aluminum to prevent diffusion therebetween (page 1-3 of the instant specification).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Kim et al by using a copper metal layer and an aluminum bond pad because the selection of a known material based on its suitability for its intended used is held to be obvious (MPEP 2144.07).

Referring to claim 4, Kim et al does not teach a diffusion barrier. It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Kim et al with Admission diffusion barrier to prevent diffusion between copper and aluminum, which is detrimental to resistivity (page 2 of Admission).

9. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al (US 6,159,826) as applied to claim 1 above, and further in view of Cain (US 5,656,945).

Kim et al teaches all of the limitations of claim 9, as discussed previously, except the bond pad is permanently connected to a bond wire.

In a method of testing electrical device, Cain teaches mounting a die within a package typically involves attaching a die with a socket formed in the package and permanently attaching package leads to the wire bond pads, by wire bonding, lead bonding or soldering, this reads on applicant's bond pad is permanently connected to a bond wire (col 2, ln 1-25). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Kim et al by permanently connecting a package lead to a bond pad to form a package, which can be tested (col 1, ln 45-67).

Art Unit: 1765

10. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al (US 6,159,826) in view of Yoshioka (US 5,357,136) as applied to claim 10 above, and further in view of Wood et al (US 6,107,122).

The combination of Kim et al and Yoshioka teaches all of the limitations of claim 14, as discussed previously, except the bond pad with a thickness of less than about 2 microns.

In a method of making a semiconductor device, note entire reference, Wood et al teaches typical aluminum bond pads having a thickness of from 1.0 to 1.5  $\mu$ m (col 5, ln 25-26). Wood et al also teaches electrodes can comprise thin film aluminum bond pads in electrical communication with integrated circuits (col 5, ln 15-30). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Kim et al and Yoshioka by using the aluminum pad with a thickness of 1.0 to 1.5  $\mu$ m taught by Wood et al because the thickness is conventionally used in the art for bonding pads.

Referring to claim 5, the combination of Kim et al, Yoshioka and Wood et al teaches a bond pad thickness of 1.0-1.5  $\mu m$ . Overlapping ranges are held to be obvious (MPEP 2144.05).

11. Claims 11-13, 18-19, and 21-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al (US 6,159,826) in view of Yoshioka (US 5,357,136) as applied to claim 10 above, and further in view of Admission (Applicant's admitted prior art).

Art Unit: 1765

The combination of Kim et al and Yoshioka teaches all of the limitations of claim 11, as discussed previously, except the metal layer includes copper.

In applicant's admitted prior art, Admission teaches copper metallizations are employed due to their high conductivities and aluminum is used as cap. Admission also teaches copper metallization for metal lines and an aluminum bond pad. Admission also teaches a diffusion barrier, which may include Ta or TaN is deposited between the copper and aluminum to prevent diffusion therebetween (page 1-3 of the instant specification).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Kim et al or Yoshioka by using a copper metal layer and an aluminum bond pad because the selection of a known material based on its suitability for its intended used is held to be obvious (MPEP 2144.07).

Referring to claims 13 and 19, the combination of Kim et al and Yoshioka teaches using a barrier layer. The combination of Kim et al and Yoshioka does not teach a diffusion barrier includes Ta or Tan. It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Kim et al with Admission diffusion barrier of Ta or TaN to prevent diffusion between copper and aluminum, which is detrimental to resistivity (page 2 of Admission).

Referring to claim 18, the combination of Kim et al, Yoshioka and Admission teaches a copper metal line (Admission pg 3 and '826 col 2, ln 5-10), an insulating layer 53 formed over the circuit 52, this reads on applicant's dielectric, a diffusion barrier (Admission page 2 and '136 col 3, ln 65 to col 4, ln 15), an aluminum interconnection which defines a binding pad over openings and the conductive layer ('4, ln 15-25), first area and a second area ('136 Fig 1 and '826 Fig 5).

Art Unit: 1765

Referring to claim 21, the combination of Kim et al, Yoshioka and Admission teaches a second insulation layer 57 ('826 col 3, ln 45-55) and a protection layer 20 ('136 col 5, ln 10-25), which reads on applicant's passivation layer.

12. Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al (US 6,159,826) in view of Yoshioka (US 5,357,136) and Admission (Applicant's admitted prior art), as applied to claim 18 above, and further in view of Wood et al (US 6,107,122).

The combination of Kim et al, Yoshioka and Admission teaches all of the limitations of claim 20, as discussed previously, except the bond pad with a thickness of less than about 2 microns.

In a method of making a semiconductor device, note entire reference, Wood et al teaches typical aluminum bond pads having a thickness of from 1.0 to 1.5  $\mu$ m (col 5, ln 25-26). Wood et al also teaches electrodes can comprise thin film aluminum bond pads in electrical communication with integrated circuits (col 5, ln 15-30). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Kim et al, Yoshioka and Admission by using the aluminum pad with a thickness of 1.0 to 1.5  $\mu$ m taught by Wood et al because the thickness is conventionally used in the art.

Referring to claim 5, the combination of Kim et al, Yoshioka, Admission and Wood et al teaches a bond pad thickness of 1.0-1.5  $\mu$ m. Overlapping ranges are held to be obvious (MPEP 2144.05).

Art Unit: 1765

### Response to Arguments

13. Applicant's arguments, see page 8 of the remarks, filed 8/26/2004, with respect to the rejection over Yoshioka et al have been fully considered and are persuasive. The rejection of claim 1 has been withdrawn.

14. Applicant's arguments filed 8/26/2004 have been fully considered but they are not persuasive.

Applicant's arguments regarding the Kim et al (US 6,159,826) reference have been considered but are not persuasive. Applicant alleges that Kim et al teaches cutting the wafer along the scribe lines to form semiconductor chips 32 with only bond pads; therefore does not anticipate the claimed invention. The Examiner agrees that Kim et al teaches cutting the wafer separating the probe pad, as suggested by applicant, however prior to cutting the wafer Kim et al discloses a product with all of the claimed features. The intermediate product prior to cutting meets all of the claimed limitations, therefore anticipates the claimed invention. Applicant also alleges that Kim does not suggest a second portion disposed over a dielectric and offset from the metal line (pg 10). Kim does teach a separate probe area 56b, which is offset from the metal line 52a (Fig 5) and overlies the insulating layer 53, prior to cutting the wafer.

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., a semiconductor chip having bond pads and separate probe areas, which enable testing of chips on both wafer and chip levels (pg 9)) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations

Art Unit: 1765

from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., the bond pad has a second portion providing a separate probe area which is offset from a metal line **or other components**) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

#### Conclusion

15. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Besser et al (US 6,239,494) teaches a diffusion barrier comprising Ti, Ta, W, an alloy thereof or a nitride (col 4, ln 5-25) and an inter-dielectric layer comprises an oxide or a nitride (col 4, ln 60-67).

Chevallier (US 6,140,665) teaches a bonding mask and a probe make are separate (col 5, ln 45-600.

Sugasawara (US 5,936,876) teaches forming openings in a passivation layer to expose a probe pad (col 7, ln 1-25) and the probe pad is not connected to the bond pad (claim 1).

Ishikawa et al (JP 03-1516510 teaches a probe region and a bond pad region and the two part pad prevents damage to a wire bonding part (Abstract).

Art Unit: 1765

Buynoski (US 4,761,386) teaches a passivation layer (col 3, ln 5-25), probes contacting the bonding pads and bonding wire to the pads (col 4, ln 1-15).

Bell (US 6,429,675) teaches a first area for a bond pad and second area for a probe formed simultaneously (col 4, ln 10-30).

16. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

17. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew J Song whose telephone number is 571-272-1468. The examiner can normally be reached on M-F 9:00-5:00.

Art Unit: 1765

Page 14

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nadine Norton can be reached on 571-272-1465. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Matthew J Song Examiner Art Unit 1765

**MJS** 

SUPERVISORY PARENT STAMMER